IN THE CLAIMS

Please cancel claims 1-13 and 19-20 without prejudice.

Please amend claim 15 as follows below.

Please add new claims 21-29 that follow below.

MARKED UP VERSION OF PENDING CLAIMS

1	1 17	//
1	1-13.	(Cancelled)

- 1 14. (Original) An instruction set architecture (ISA) for
- 2 execution of operations within a digital signal processor, the
- 3 instruction set architecture comprising:
- a set of instructions for operation within a digital
- 5 signal processor wherein each instruction includes a
- first operand accessed directly from memory, a second
- 7 operand accessed directly from memory of a local
- 8 register, and a destination register to store results,
- 9 the set of instructions including,
- a 20-bit DSP instruction, and
- a 40-bit DSP instruction,
- the set of instructions to accelerate
- calculations within the digital signal processor of

- the type where D = [(A operation one B) operation two
- C] where operation one and operation two are separate
- signal processing operations.
 - 1 15. (Currently Amended) The instruction set architecture
 - 2 (ISA) of claim 14 for execution of operations within a digital
 - 3 signal processor, wherein,
 - 4 the twenty bit instruction uses mode bits in control
- 5 registers (i.e. mode registers) and the forty bit instruction
- 6 has a control extension to override the mode bits registers.
- 1 16. (Original) The instruction set architecture (ISA) of
- 2 claim 14 for execution of operations within a digital signal
- 3 processor, wherein,
- 4 the set of instructions further includes a dyadic
- 5 instruction to execute two operations in one instruction.
- 1 17. (Original) The instruction set architecture (ISA) of
- 2 claim 16 for execution of operations within a digital signal
- 3 processor, wherein
- 4 the two operations of the dyadic instruction for
- 5 execution in one instruction are DSP operations.
- 1 18. (Original) The instruction set architecture (ISA) of

- 2 claim 17 for execution of operations within a digital signal
- 3 processor, wherein
- 4 the DSP operations are of the set of operations of
- 5 multiplication, addition, extremum, and no operation.
- 1 19-20. (Cancelled)
- 1 21. (New) The instruction set architecture (ISA) of claim
- 2 15 for execution of operations within a digital signal
- 3 processor, wherein,
- 4 the control registers are mode registers.
- 1 22. (New) An instruction set architecture of an
- 2 application specific signal processor to convert voice and data
- 3 samples into packets for transmission over a network and to
- 4 convert packets received from the network into voice and data
- 5 samples, the instruction set architecture comprising:
- a DSP instruction set architecture for a plurality of
- 7 signal processing units to control the datapaths thereto and
- 8 execute DSP operations therein;
- 9 and
- 10 a control instruction set architecture for a RISC control
- 11 unit to control the execution of DSP instructions by the
- 12 plurality of signal processing units.

- 1 23. (New) The instruction set architecture of claim 22,
- 2 wherein
- 3 the DSP instruction set architecture includes
- 4 a 20-bit DSP instruction, and
- 5 a 40-bit DSP instruction.
- 1 24. (New) The instruction set architecture of claim 23,
- 2 wherein
- 3 the 20-bit DSP instruction uses mode bits in mode registers
- 4 to further control instruction execution.
- 1 25. (New) The instruction set architecture of claim 24,
- 2 wherein
- 3 the 40-bit DSP instruction has a control extension to
- 4 override the mode bits in the mode registers.
- 5 26. (New) The instruction set architecture of claim 23,
- 6 wherein
- 7 the DSP instruction set architecture further includes a 20-
- 8 bit dyadic DSP instruction, and
- 9 a 40-bit dyadic DSP instruction.
- 1 27. (New) The instruction set architecture of claim 23,

- 2 wherein
- 3 the control instruction set architecture for the RISC
- 4 control unit includes
- 5 a 20-bit control instruction, and
- a 40-bit control instruction.
- 1 28. (New) An instruction set architecture of an
- 2 application specific signal processor to convert voice and data
- 3 samples into packets for transmission over a network and to
- 4 convert packets received from the network into voice and data
- 5 samples, the instruction set architecture comprising:
- a digital signal processing (DSP) instruction set
- 7 architecture for a plurality of signal processing units to
- 8 control the datapaths thereto and execute DSP operations
- 9 therein, the DSP instruction set architecture including
- a 20-bit DSP instruction,
- a 40-bit DSP instruction,
- 12 a 20-bit dyadic DSP instruction,
- a 40-bit dyadic DSP instruction, and
- 14 wherein the 20-bit dyadic DSP instruction and the 40-
- bit dyadic DSP instruction include a main digital signal
- 16 processing operation and a digital signal processing
- 17 operation;
- 18 and

- a control instruction set architecture for a RISC

 control unit to control the execution of DSP instructions
- 21 by the plurality of signal processing units.
- 22 29. (New) The instruction set architecture of claim 28,
- 23 wherein
- the digital signal processing operations are of the set of
- 25 operations of multiplication, addition, extremum, and no
- 26 operation.